Introduction
Today's packet Ethernet metropolitan networks are either very static and highly over-provisioned or require many optoelectronic conversions and electronic switching hardware. Elastic optical network (EON) as well as optical packet switching (OPS) has been proposed for nextgeneration of ultrafast, energy-and resourceefficient data transport systems with fast reconfigurable connections 1 . In both proposals, one common implementation is based on wavelength-blocker (WB) technology with broadcast & select approach. The WB or slotblocker (SB: fast WB) is one of the main building blocks, however, its cost remains high when implemented with discrete components. Photonic integrated circuits (PICs) are expected to provide large cost savings and silicon photonics is a promising option providing largescale integration of photonic components with high-volume manufacturing compatibility. Integration of silicon-based variable optical attenuator (VOA) combined with silica arrayed waveguide grating (AWG) 2 or III-V on silicon semiconductor optical amplifier (SOA) with silicon-on-insulator (SOI)-based AWG 3, 4 was proposed in order to build 1xN switching fabrics (with N+1 ports). However, a low-port-count package is desirable to overcome cost barriers in PIC module packaging. Recently, we reported a first SOI-based monolithically integrated slotblocker in a 2-port package 5 . However, only single polarization (SP) devices were realized and an extinction ratio (ER) no larger than 10 dB was obtained, limiting the blocking and adding functionality to 80 Gb/s SP-QPSK channels. In this paper, we propose and demonstrate a 16-channel monolithic integrated silicon-based reflective dual-polarization slot-blocker (R-DP-SB) with only a 1-port package. The integrated device performs polarization and wavelength demultiplexing with sub-wavelength switching capability. Compact footprint (1.7 x 3.9 mm 2 ), fast switching (< 10 ns), and ER improvement up to 6 dB are demonstrated. We demonstrate an add/drop operation at a record 256 Gb/s line rate per channel for monolithic SOI-based SB.
Device design and experimental set-up
The compact silicon photonic circuit integrating 2 , is the smallest reported 200Gb/s-capable 16-channel SB. Our reflective configuration allows for a 1-port packaging solution. The fabrication process was similar to the one detailed in our recent paper 5 . Light is split/combined at the input/ouput into two orthogonal polarization components using the DPGC. Each component is aligned with the TE mode of two identical PICs, side-by-side on the same chip. Polarization independent operation can be achieved by synchronously driving the two PICs. The coupling efficiency of the DPGC with a single mode fiber was around 6 dB and the polarization dependent loss (PDL) around 0.5 dB. The total insertion loss is around 22 dB. The experimental set-up is shown in Fig. 1(b) . We used a commercial coherent transponder to generate and detect either PDM-QPSK or PDM-16QAM modulation formats at 128 Gb/s or 256 Gb/s [each at 32 Gbaud that includes 28% overhead for soft-decision (SD)-forward error correction (FEC)], respectively. The transmitter had a tunable laser and the signal was spectrally shaped with a root-raised-cosine rolloff factor of 0.4. An optical circulator is used to direct incoming signals towards our 1-port integrated R-DP-SB and outgoing selected channels from the device towards following nodes. A noise loading stage was placed before the coherent receiver to adjust the optical signalto-noise ratio (OSNR) and a VOA set the optical power of received signal. The coherent receiver processed the received data in real time.
Device characteristics
The output spectra of all 16 channels are plotted in Fig. 2(a) when injecting a dual-polarized signal. The AWG was designed with 200 GHz spacing from 1523.3 to 1546.2 nm. The variation of insertion loss across the spectrum is found to be 2.7 dB. The maximum measured PDL of the entire device is around 1.5 dB, which can be compensated by the VOAs on each polarization. Fig. 2(b) reveals a small mismatch between the two AWGs inducing polarization-dependent wavelength shift (PDWS). We inject a PDM-QSPK signal and detune its frequency respect to the AWG-channel central frequency when passing passively through the device (that we label as "Through"). The pre-FEC bit error rate (BER) is shown in Fig. 2(c) for a fixed signal OSNR of 19.5 dB in 0.1 nm. When the channel frequency is detuned beyond +20-GHz, an error floor is observed at a BER of 4.5x10 -3 due the degradation of one polarization [ Fig. 2(f-B) ], due to the PDWS. This is not observed when detuned beyond -60-GHz [ Fig. 2(f-A) ]. However, the overall transfer function exhibits a large flat region in the center with a 3-dB bandwidth of more than 85 GHz. We then investigated the attenuation characteristics of the two forwardbiased p-i-n VOAs. Fig. 2(d) shows the attenuation as a function of the injected current for all channels. A static ER up to 15.9 dB (with a minimum of 12.6 dB) across the set of gates was measured for 80 mA bias current. Then a small signal modulation was applied to the VOA in order to determine the electro-optic (E/O) Fig. 3(a) show the results of the transmission experiment in terms of BER versus the relative OSNR in 0.1 nm for 128 Gb/s PDM-QPSK and 256 Gb/s PDM-16-QAM signals in back-to-back, through or drop/add operations. During drop/add operation we measure the added channel after blocking the dropped channel, thus including inband crosstalk from the blocked channel. The back-to-back OSNR corresponding to the BER at the FEC threshold for PDM-QPSK is used as a reference and is set to 0dB, and all other OSNR measurements are plotted relative to this reference. Insets in Fig. 3(a) show six exemplary constellations. In all cases, both polarizations are well recovered confirming the polarization diversity scheme of our device. All PDM-QPSK measurements show performances well below the 1.5x10 -2 BER limit (SD-FEC threshold). Less than 1-dB OSNR penalty was measured when dropping and adding PDM-QPSK format. In contrast, PDM-16QAM, though providing increased data rate up to 256 Gb/s, is also more sensitive to in-band crosstalk. Under "Through" operation, less than 0.5dB OSNR penalty was measured. However, when dropping and adding a new channel, an OSNR penalty of around 5 dB is observed at the FEC-limit. To cope with this penalty, optical power management rules have been investigated 6 . These rules suggest adjusting the channel power level as a function of the modulation format to maximize performance. Such power management leads to a trade-off between decreasing the in-band crosstalk for the added channel at node A (2)]. By increasing the optical power of the added channel in node A, the BER for PDM-16QAM is improved and former values below the FEC limit are achieved. On the contrary, the BER for the PDM-QPSK is degraded and moves closer to the FEC limit. A sweet spot can be defined when both curves intercept. The OSNR performances at this sweet spot are shown in Fig. 3(b)(3) . Both signals show performances well below the SD-FEC limit. The ONSR penalty for PDM-QPSK is increased to 6.2 dB while that for the PDM-16QAM is reduced to 3.5 dB.
System performances

Conclusions
We have demonstrated the first 1-port package fully integrated silicon-photonics-based fast polarization diversity reflective-slot-blocker including 2 AWGs, 32 VOAs, 32 BRMs and one DPGC. We investigated the performance of this DP-R-SB with 128 Gb/s PDM-QPSK and 256 Gb/s PDM-16QAM signals and demonstrated its suitability for reconfigurable optical networks. 
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